

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 01/25/2005

| APPLICATION NO.                          | FILING DATE   | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.     | CONFIRMATION NO |
|--|---------------|----------------------|-------------------------|-----------------|
| 10/706.664                               | 11/12/2003    | Yoshihiro Kizaki     | 0610.68726              | 8620            |
| 75                                       | 90 01/25/2005 |                      | EXAMINER                |                 |
| Patrick G. Burns, Esq.                   |               |                      | ZWEIZIG, JEFFERY SHAWN  |                 |
| GREER, BURNS & CŘAIN, LTD.<br>Suite 2500 |               |                      | ART UNIT                | PAPER NUMBER    |
| 300 South Wacker Dr.                     |               |                      | 2816                    |                 |
| Chicago, IL 60606                        |               |                      | DATE MAILED: 01/25/2009 | •               |

Please find below and/or attached an Office communication concerning this application or proceeding.

|  |  |  | H-H       |
|--|--|--|-----------|
|  | Application No.  | Applicant(s)   |           |
|  | 10/706,664   | KIZAKI ET AL.  |           |
| Office Action Summary  | Examiner   | Art Unit   |           |
|  | Jeffrey S. Zweizig   | 2816   |           |
| The MAILING DATE of this communication a Period for Reply  | appears on the cover sheet wi  | th the correspondence addres   | :s        |
| A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a r  - If NO period for reply is specified above, the maximum statutory peri  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b). | N. 1.136(a). In no event, however, may a reserve within the statutory minimum of third od will apply and will expire SIX (6) MON tute, cause the application to become AB. | eply be timely filed y (30) days will be considered timely. THS from the mailing date of this commu ANDONED (35 U.S.C. § 133). | nication. |
| Status   |  |  |           |
| 1) Responsive to communication(s) filed on 09  | <u>December 2004</u> .   |  |           |
| 2a) ☐ This action is <b>FINAL</b> . 2b) ☑ T  | his action is non-final.   |  |           |
| 3) Since this application is in condition for allow  | vance except for formal matte  | ers, prosecution as to the me  | rits is   |
| closed in accordance with the practice unde  | r <i>Ex parte Quayl</i> e, 1935 C.D  | . 11, 453 O.G. 213.  |           |
| Disposition of Claims  |  |  |           |
| 4) ☐ Claim(s) <u>1-28</u> is/are pending in the application of the above claim(s) <u>9-28</u> is/are withdra   |  |  |           |
| 5) Claim(s) is/are allowed.  | iwii iioiii consideration.   |  |           |
| 6)⊠ Claim(s) <u>1 and 4-8</u> is/are rejected:   |  |  |           |
| 7)⊠ Claim(s) <u>2,3 and 9-28</u> is/are objected to.   |  |  |           |
| 8) Claim(s) are subject to restriction and   | d/or election requirement.   |  |           |
| Application Papers   |  |  |           |
| 9) The specification is objected to by the Exami   | iner.  |  |           |
| 10)⊠ The drawing(s) filed on <u>12 November 2003</u> is  | s/are: a)⊠ accepted or b)□   | objected to by the Examiner  | •         |
| Applicant may not request that any objection to the  | he drawing(s) be held in abeyan  | ce. See 37 CFR 1.85(a).  |           |
| Replacement drawing sheet(s) including the corr  | ection is required if the drawing(   | s) is objected to. See 37 CFR 1.   | .121(d).  |
| 11)☐ The oath or declaration is objected to by the   | Examiner. Note the attached  | Office Action or form PTO-1  | 52.       |
| Priority under 35 U.S.C. § 119   |  |  |           |
| 12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume   | ents have been received.<br>ents have been received in A<br>riority documents have been  | pplication No  | ge        |
| * See the attached detailed Office action for a li   | ` '//  | received.  |           |
| Attachment(s)  |  |  |           |
| Notice of References Cited (PTO-892)   | 4) Interview S   | ummary (PTO-413)   |           |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  | Paper No(s   | )/Mail Date  | ,         |
| B) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/C<br>Paper No(s)/Mail Date <u>11/12/03</u> .  | 6) Other:  | formal Patent Application (PTO-152<br>·  | )         |

#### Election/Restrictions

1. This application contains claims directed to the following patentably distinct species of the claimed invention:

Group I, claims 1-8, directed toward Fig. 4;

Group II, claims 9-16, directed toward Fig. 13;

Group III, claims 17-22, directed toward Fig. 11; and

Group IV, claims 23-28, directed toward Fig. 18.

Applicants have elected, without traverse, Group I, claims 1-8. Claims 9-28 are withdrawn from consideration and should be canceled.

## Claim Objections

2. Non-elected claims 9-28 are objected to as having been withdrawn from consideration.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1 and 4-8 are rejected under 35 U.S.C. 102(e) as being anticipated by Kronmuller et al. (USPN 6,570,436).

Fig. 2 discloses a first current source P3, a load circuit N4/N2, a first node B and a second current source P4 as recited in claim 1. Fig. 4 discloses an internal circuit including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit N3/P1/P2 including a correcting transistor N3 and a second node B electrically connected to the first node B as recited in claim 1.

N3 is an NMOS transistor as recited in claim 4.

Further shown is a first current mirror circuit P3/P4 as recited in claim 6.

Further shown is a second current mirror P1/P2 as recited in claim 8.

Fig. 3 discloses a first current source N3, a load circuit P4/P2, a first node B and a second current source N4 as recited in claim 1. Fig. 4 discloses an internal circuit including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit P3/N1/N2 including a correcting transistor P3 and a second node B electrically connected to the first node B as recited in claim 1.

P3 is a PMOS transistor as recited in claim 5.

Further shown is a first current mirror circuit N3/N4 as recited in claim 6.

Further shown is a second current mirror N1/N2 as recited in claim 8.

Fig. 2 discloses a first current source P3, a load circuit N4/N2, a first node B and a second current source P4 as recited in claim 1. Fig. 4 discloses an internal circuit

including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit P2 including a correcting transistor P2 and a second node B electrically connected to the first node B as recited in claim 1.

P2 is a PMOS transistor as recited in claim 5.

Further shown is a first current mirror circuit P3/P4 as recited in claim 6.

The drain of P2 is directly connected to the second node B as recited in claim 7.

### Conclusion

- 5. Claims 2 and 3 are objected to as being dependent upon a rejected base claim, but may be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey S. Zweizig whose telephone number is (571) 272-1758. The examiner can normally be reached on Monday thru Thursday 6:00 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/706,664 Page 5

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jeffrey S. Zweizig Primary Examiner Art Unit 2816